![]() Micromachined chip scale package
专利摘要:
A chip scale package comprised of a semiconductor die having a silicon blank laminated to its active surface. The bond pads of the die are accessed through apertures micromachined through the blank. The package may be employed with wire bonds, or solder or other conductive bumps may be placed in the blank apertures for flip-chip applications. Further, the package may be employed to reroute external connections of the die to other locations, such as a centralized ball grid array, or in an edge-connect arrangement for direct or discrete die connect (DDC) to a carrier. It is preferred that the chip scale package be formed at the wafer level, as one of a multitude of packages so formed with a wafer-level blank, and that the entire wafer be burned-in and tested to identify the known good die (KGD) before the wafer laminate is separated into individual packages. 公开号:US20010007372A1 申请号:US09/769,983 申请日:2001-01-25 公开日:2001-07-12 发明作者:Salman Akram;David Hembree;Warren Farnworth 申请人:Salman Akram;Hembree David R.;Farnworth Warren M.; IPC主号:H01L23-13
专利说明:
[0001] This application is a continuation of application Ser. No. 08/811,711, filed Mar. 5, 1997, which is a divisional of application Ser. No. 08/612,059, filed Mar. 7, 1996, now U.S. Pat. No. 6,072,236, issued Jun. 6, 2000. [0001] BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0002] [0003] The present invention relates generally to packaging and, more specifically, to a laminated chip scale package formed of a die and a micromachined silicon wafer segment or blank bonded to the active surface of the die. The package may be executed at the wafer level. [0003] [0004] 2. State of the Art [0004] [0005] Packaging for semiconductor dies takes a variety of forms. Transfer-molded packages, comprising a filled polymer encompassing a die wire-bonded or otherwise electrically connected to a lead frame, are prevalent in today's market. Other types of packaging, such as preformed ceramic or even metal packages, in which die are secured and then placed in electrical communication with package conductors, are also employed. Similarly, so-called “glob-top” encapsulation (with an epoxy, silicone gel, polyimide, and other organic, plastic and the like) of dies mounted and usually wire-bonded to a substrate, such as a printed circuit board, is also widely employed. Underfill of a flip-chip mounted to a substrate is also known in the art; such procedure may be followed by glob-topping the assembly. It has also been suggested to hermetically protect integrated circuits (dies) with a silicon-containing ceramic layer; see U.S. Pat. No. 5,481,135. [0005] [0006] All of the foregoing packaging schemes, however, suffer from one or more deficiencies. For example, plastic packaging with lead frames and wire bonds is a multi-step process, wherein a defectively-performed individual step may compromise the quality of the end product if any individual step is deficient. Moreover, matching of the coefficients of thermal expansion (CTE) of the die, lead frame and encapsulant is virtually impossible, requiring additional structural features or process steps to accommodate thermally-induced stresses. Further, plastic packages do not provide a hermetic seal, e.g., are not effective to prevent the ingress of moisture to the package interior. Ceramic and metal packages provide hermetic protection, but are expensive and require as many, if not more, process steps as a transfer-molded plastic package. Glob-topping a die is relatively easy, but the resulting protection for the die and conductors is less than robust in comparison to other alternatives. Underfilling of a flip-chip connection followed by glob-topping is process-intensive and suffers from quality control constraints due to an inability to verify the integrity of the underfill. With the exception of ceramic and metal packages, all of the current packaging alternatives, including application of a ceramic layer to the surface of a die, may fail to provide a hermetic seal of any quality or repeatability for the die. Moreover, most current die packages are far more massive in both lateral and vertical extent than the die itself, thus absorbing valuable “real estate” on the substrate or other carrier to which the die is mechanically attached and electrically connected, and increasing the size of the external circuit in which the die is incorporated. [0006] [0007] So-called “direct” die attach (DDA) or “discrete” or “direct” die connect (DDC) configurations have been developed to facilitate the direct connection of one or more unpackaged or “bare” die to the next level of packaging. Such schemes may simply use a variation of a flip-chip die attach, may actually employ an intermediate substrate carrying more than one die to effect the connection to a carrier, or may use an “edgeconnect” arrangement to mechanically and electrically connect vertically-oriented die to a carrier. These approaches, while meritorious from a space-saving standpoint, subject the bare die itself to potential damage during handling and execution of the die-connect, as the relatively delicate active surface of the die, with its active and passive devices, as well as a myriad of conductive traces, is placed at risk. Moreover, configuring dies with a bond pad arrangement suitable for an edge-connect is no small feat, given the necessity of placement of all of the external connections for accessing the die at one edge thereof. Thus, some edge-connect approaches are a compromise of a true direct die connect by virtue of using a larger, conductor-carrying film or board to effect the edge connections. [0007] [0008] In summary, state-of-the art packaging schemes fail to achieve reliable, substantially hermetic die protection on a size scale of the die itself, which the inventors herein term a “chip scale” package. Moreover, state-of-the-art packaging schemes fail to provide a technique to reliably effectuate a chip scale DDC with hermetic die protection. [0008] BRIEF SUMMARY OF THE INVENTION [0009] The present invention comprises a chip scale package which may be fabricated at the wafer level, and which provides hermetic protection for the die. The invention may also be used to reroute bond pads for flip-chip direct die connect (DOC) and direct die attach (DDA) use, and the package structure itself is advantageous for the formation and use of solder or conductive epoxy balls or bumps in a flip-chip format. Further, the package is readily adaptable to the stacking of dies to form multi-die circuits. [0009] [0010] In its elemental form, the package of the present invention comprises a bare semiconductor or integrated circuit die having a micromachined silicon segment or blank bonded to its face. With the exception of the bond pad locations, the active surface of the die is passivated with an insulative layer by formation of an oxide or nitride layer thereon, after which the silicon blank is aligned with and bonded to the die, micromachined apertures extending through the blank being aligned with the bond pads of the die. The exterior of the entire package is then passivated as, for example, by nitriding or oxidizing, after which the nitride is removed from the bond pads as known in the art. The package is, at that point, ready for wire-bonding or Tab Automated Bonding (TAB) conductor attach. [0010] [0011] If desired, copper may be electrolessly plated onto the bond pads of the micromachined apertures as known in the art, or a multi-layer “sandwich” coating of Cr, Cr/Cu and Cu formed over the bond pads and the adjacent walls of the apertures. This treatment of the package structure is then followed by stenciling or screen-printing of solder over and into the apertures, followed by reflow to form solder balls of a ball grid array, or BGA. Alternatively, conductive polymer bumps or columns may be stenciled or printed over and into the apertures to define conductive bumps, or bump-type contacts may be electrolessly plated into the apertures. [0011] [0012] The package of the invention may be employed to move or reroute bond pad locations in several ways. For example, the die may be formed with circuit traces on its active or “face” side, leading from the original bond pads at the die periphery or in a central row to alternate bond pad locations (in an area array, for example) accessed through the apertures of the blank. The original bond pad locations may also be deleted during die fabrication and circuit traces configured to lead to different bond pad locations. Alternatively, the back side of the blank may be used to repattern the bond pad pattern by stenciling of conductive traces extending from the bond pad locations of the die to new locations accessible through apertures formed in the blank. In yet another approach, the bond pad or terminal locations may be moved by accessing the die bond pads through micromachined apertures in the blank communicating with trenches micromachined in the face side of the blank, which trenches lead to new pad locations also formed in the blank's face side. The trench surfaces and new bond pads may then be metallized for electrical communication. In such a manner, closely-spaced bond pads unsuitable for flip-chip bonding may be transformed into a wider pitch area array easily susceptible to employment in a flip-chip mounting scheme. [0012] [0013] In yet another variation of the invention, the blank may be micromachined with a number of mutually parallel, extended grooves along and perpendicular to one edge of the package. The grooves, which may communicate directly with the bond pads of the die, or with rerouting traces on the face side of the die or the back side of the blank extending from original bond pad locations to new ones along one edge of the package, may be conductively coated to function as connectors when the package is “plugged” transversely into a carrier having slots with mating conductive clips or other elements to receive and connect to the die of the package in a DDC assembly. Alternatively, the trenches may function merely as alignment elements for the clips, which contact the new bond pads associated with the trenches. [0013] [0014] While the invention and its many variations have heretofore been discussed literally on a “chip” or die scale, it will be understood and appreciated by those of ordinary skill in the art that the invention may be most efficiently practiced in its method aspect on a wafer scale. That is to say, it is preferred that an entire wafer of active device dies be processed according to the invention in combination with a blank of wafer size, so that all method steps, including burn-in and testing of the “macro” scale package including a multitude of packages, be performed before the packages are singulated. It is also contemplated that packages may be defined as comprising multiple, unseparated dies or partial wafers in combination with like-sized blanks and associated conductors to provide external access to the circuit with which the multiple dies are to be employed. Thus, a multi-chip module (MCM), such as a single in-line memory module (SIMM), may be replaced by a multi-die package according to the present invention. Similarly, processors which are to be paralleled may also be formed side-by-side in a single package with all required conductors. Further, packages according to the invention may be attached face-to-face against opposing sides of a conductor-carrying substrate, or face-to-face against each other, and employ suitable edge-connect structure for external connections to a circuit. [0014] BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS [0015] The present invention will be more fully appreciated by those of ordinary skill in the art by a review of the detailed description of the preferred embodiments, taken in conjunction with the accompanying drawings, wherein: [0015] [0016] FIG. 1 comprises a top elevation of a first preferred embodiment of a chip scale package according to the present invention; [0016] [0017] FIG. 2 comprises a side sectional elevation of the package of FIG. 1, taken along line [0017] 2-2; [0018] FIG. 2A comprises a schematic depicting the assembly, burn-in and testing, and singulation of packages according to the present invention fabricated on a wafer scale; [0018] [0019] FIG. 3 comprises a top elevation of a second preferred embodiment of a chip scale package according to the present invention; [0019] [0020] FIG. 4 comprises a partial side sectional elevation of the package of FIG. 3, taken along line [0020] 4-4; [0021] FIG. 5 comprises a top elevation of a third preferred embodiment of a chip scale package according to the present invention; [0021] [0022] FIG. 6 comprises a top elevation of a fourth preferred embodiment of a chip scale package according to the present invention; [0022] [0023] FIG. 7 comprises a side sectional elevation of the package of FIG. 6, taken along line [0023] 7-7; [0024] FIG. 8 is a schematic partial sectional illustration of the package of FIGS. 6 and 7 in a DDC arrangement; [0024] [0025] FIG. 9 is a top elevation of a fifth preferred embodiment of a chip scale package according to the invention; and [0025] [0026] FIG. 10 is a side schematic elevation of two packages according to the present invention assembled by flip-chip type attach in a face-to-face stack. [0026] DETAILED DESCRIPTION OF THE INVENTION [0027] FIGS. 1 and 2 depict one preferred embodiment of a package [0027] 10 according to the present invention, including die 12 carrying an integrated circuit, as well known in the art, comprised of a plurality of active devices in combination with selected passive devices (resistors, capacitors, etc.), as desired, on its face side or active surface 14. A dynamic random access memory circuit is exemplary of such an integrated circuit, although circuits of any type or for any function, such as processors, formed on dies may be packaged according to the invention. The integrated circuit electrically communicates with an external circuit in which it is employed through a plurality of contacts, commonly termed bond pads 16, located on active surface 14. Package 10 is fabricated by passivating the active surface 14 of die 12, as known in the art, by oxidizing or nitriding to form a silicon dioxide or silicon nitride layer 18 or a combination of the two. Spin on glass (SOG) or polyimide can also be used. Silicon blank 20, through which apertures 22 have been anisotropically etched, as known in the art, is then placed over active surface 14 of die 12. Apertures 22 have been etched in a pattern corresponding to that of bond pads 16, and silicon blank 20 is aligned with die 12 so that apertures 22 open into bond pads 16. Silicon blank 20 is bonded or fused to die 12 by any one of a number of materials 24 known in the art, including, by way of example only, boron phosphorous silicate glass (BPSG), polymer adhesives such as epoxies, reflowable glass, photoresists, and polyimides. The entire exterior of the resulting laminate is then passivated, again as by nitriding or oxidizing (using techniques such as plasma-enhanced chemical vapor deposition or PECVD, for example), resulting in a passive exterior layer 26. The nitride is then removed from the bond pads 16, and package 10 is ready for wire bonding. An exemplary wire bond 28 is depicted in one aperture 22 in FIG. 1. [0028] If solder bumping of the bond pads [0028] 16 is to be effected, it is desirable to provide a solder-wettable surface on bond pads 16. This may be achieved by electroless plating of a copper layer 30 on bond pads 16 or, more preferably, for better metallization adhesion and greater solder-wettable surface area, by deposition of a Cr, Cr/Cu, Cu multilayer or sandwich coating 32 (see FIG. 1) on bond pads 16 and walls 34 of apertures 22. The latter type of coating may be effected by sputtering, plasma-enhanced chemical vapor deposition (PECVD), or chemical vapor deposition (CVD), as known in the art, and requires subsequent removal of the coating from the surface of the package 10 while the aperture wall 34 and bond pad 16 areas are protected by a resist. Such removal may be rapidly and accurately effected by chemical mechanical polishing (CMP) techniques, as known in the art. Solder paste 36 (typically 95% Pb/5% Sn) may then be stenciled into apertures 22, and then heated to reflow, as known in the art. The metallized aperture walls 34, being solder-wettable, as noted above, aid in defining the solder “ball” 38 protruding from the package after reflow. The angle of walls 34 to the horizontal, formed using a preferred anisotropic wet etch such as a KOH:H2O mixture, is approximately 54° to the horizontal, or plane of the active surface 14, and provides improved strength during solder ball 38 formation by increasing surface area exposed to shear forces. [0029] As an alternative to solder bumping, electrolessly-plated bumps or contacts [0029] 42 may be formed in apertures 22, as known in the art. Such a conductive structure renders package 10 especially suitable for tab automated bonding (TAB) applications, wherein the terminal ends of a conductor-carrying, flexible, dielectric film (typically a polyimide) are gang-bonded to the contacts (pads, or in this case, bumps) of a die. Similarly, conductive polymer bumps or pillars 44, such as silver-filled epoxies, may also be deposited, as by stenciling, into apertures 22. [0030] It will be readily understood by those of ordinary skill in the art that the above-described fabrication procedure is preferably carried out at the wafer level for commercial production. That is (see FIG. 2A), a wafer-size blank [0030] 320 is appropriately micromachined (etched) with the desired pattern of apertures 22 to correspond to a large plurality of dies 12 to be found on a typical wafer 312. The wafer-size blank 320 is then aligned with and laminated to the wafer 312 after the latter has been passivated. Following lamination, the assembly 310 exterior is passivated, and any further bond pad/aperture wall metallization effected, after which conductive bumps or balls may be formed, as described above. Ideally, the wafer-size assembly 310 is then subjected to electrical testing and burn-in before the wafer-size assembly 310 is sawn to singulate the packages 10, thus providing packaged known good die (KGD) upon singulation. As previously alluded, packaged die 10 may be severed from the wafer-size assembly 310 singularly, or in groups, as desired. It is also contemplated that an entire unsevered wafer-size assembly 310 may be tested and burned-in and then used as fabricated as a wafer-scale package, particularly for large-capacity memory requirements. [0031] Further, while silicon blank [0031] 20 has been characterized as being comprised of silicon (e.g, a wafer blank), it will be recognized by those skilled in the art that the invention is not so limited. For example, certain ceramics and mullites having suitable CTE's may be employed. Further, if the die-bearing wafer is of GaAs, a wafer of like material is also obviously suitable. The significant requirement for the package blank is its susceptibility to highly accurate micromachining, mechanical properties compatible with those of the die-bearing wafer, lack of adverse electrical characteristics, and bondability to the latter using normal bonding materials and techniques. [0032] Additional preferred embodiments of the invention are described hereafter, the same reference numerals being used to identify previously-noted elements and corresponding elements in each drawing figure. [0032] [0033] FIGS. 3 and 4 depict another preferred embodiment [0033] 110 of the package of the invention. In package 110, a die 12 is employed as before. However, circuit traces 114 have been applied by means well known in the art to the active surface 14 of die 12 over passivation layer 18 to reroute the external connection locations of die 12 from bond pads 16 to new, relocated bond pads 116. Silicon blank 20 is then micromachined or etched with apertures 22 in locations corresponding to the locations of new bond pads 116. Thus, a die 12, having fine-pitch peripheral bond pads 16 or a central row of such bond pads 16, and thus being unsuitable for flip-chip bonding due to pitch limitations of solder or other conductive bumps may be reconfigured or retrofitted with more widely-spaced or larger-pitched bond pads 116 in an area array, for example, at the center of the die 12, as shown. Thus, dies carrying a variety of bond pad patterns (for example, peripheral versus central row) may be standardized in their external connection arrangements. [0034] A logical extension of the embodiment [0034] 110 of FIGS. 3 and 4, as shown in FIG. 5, is to reroute the circuit traces 114 of die 12 during fabrication thereof, rather than subsequent thereto, as described above, so that only the new bond pads 116 are present, original bond pads 16 being eliminated. Such an approach may well require formation of an extra or intermediate surface passivation layer 118 on the die face side, or dielectric coating as by a spin-on polyimide followed by formation of circuit traces 114, but such operation is easily effectuated by equipment and technology usually already used in the fab. [0035] It is also contemplated that rerouting circuit traces [0035] 114 and new bond pads 116 may be formed on the back side of silicon blank 20, as by stenciling of a conductor or adherence thereto of a conductor-carrying dielectric film, and the silicon blank 20 etched through from its face side to form apertures 22 at the new bond pad locations. [0036] Yet another preferred embodiment [0036] 210 of the invention is depicted in FIGS. 6 and 7, wherein bond pads 16 are rerouted by circuit traces 114 to new bond pads 116 onto which apertures 22 of a silicon blank 20 open. In this instance, however, the bond pads 16 are rerouted to new bond pads 116 adjacent the edge of package 210 for a DDC-type connect to a carrier 216, as schematically depicted in FIG. 8. Shallow, mutually parallel trenches 122, perpendicular to an edge of package 210, may be machined (etched) in communication with apertures 22, having new bond pads 116 at the bottoms thereof. This structure aids in the alignment of connector clips 212 disposed in a slot 214 of a carrier 216 for contact with new bond pads 116 and establishment of electrical communication with conductors 218 of the carrier 216. Alternatively, each trench 122 may be metallized in communication with its associated new bond pad 116, as previously described with respect to preparation for solder bumping, although the preferred materials may differ since no solder-wettability is required. Thus, metallized trenches, rather than bond pads 116, may serve as external electrical connections for package 210. Further, the trenches 122 may actually extend all the way from the original bond pads 16 to the package edge, as shown in broken lines 122′ on FIG. 6, with appropriate metallization of the trench providing a conductive path on the face side of silicon blank 20. Such trenches would extend all the way through silicon blank 20 to communicate with bond pads 16, but then would rise to a shallower depth thereafter to place the material of the silicon blank between the trench circuit trace and the underlying die 12. In this instance, the apertures 22 and all but the portion of trench 122 to be electrically contacted may be subsequently covered or filled with a protective dielectric 124 such as a polyimide or a photoresist. It should be noted that the vertical stacking arrangement of FIG. 8, if employed with multiple dies, enables greater circuit density per surface area of carrier to be achieved. [0037] It is also contemplated that the apertures passing through the blank of package [0037] 10 may be formed as extended grooves or trenches 22′ passing over a plurality of bond pads, rather than as discrete, one-per-bond pad apertures, if desired. In such a case, conductive bumps such as solder balls 3 8 may be formed at desired locations along each groove. See FIG. 9. [0038] It is further contemplated that packages according to the invention may be employed in face-to-face die or even wafer stacking as depicted in FIG. 10, wherein solder or conductive epoxy connections [0038] 338 are made between facing packages 10 to form an assembly 300, and external connections 302 of the assembly may be in the form of metallized traces extending on the surface of, or in trenches in the surface of, the silicon blanks 20 of one or both packages 10. [0039] It is notable that the use of the present invention for so-called “flip chip” attachment of a package to the terminals of a carrier, such as a printed circuit board or ceramic substrate with conductors, may be effectuated without the subsequent underfill required by the prior art, as no additional protection is required for the die and circuitry of the package of the invention. [0039] [0040] While the invention has been described in terms of certain preferred and illustrated embodiments, it is not so limited. Those of ordinary skill in the art will recognize and appreciate that many additions, deletions and modifications may be made to the embodiments, as disclosed herein, without departing from the scope of the invention as hereinafter claimed. [0040]
权利要求:
Claims (68) [1" id="US-20010007372-A1-CLM-00001] 1. A multi-semiconductor die assembly, comprising: at least one first chip scale semiconductor die package, comprising: at least one first semiconductor die made of a semiconductor material and including an integrated circuit having external electrical connections on an active side thereof; and a discrete preformed blank made of the same semiconductor material as the at least one first semiconductor die is made and having a bondable surface having surface dimensions not in excess of surface dimensions of the active side of the at least one first semiconductor die and including apertures preformed therein through which the external electrical connections of the at least one first semiconductor die are accessible, placed over the active side of the at least one first semiconductor die and secured thereto by the bondable surface with a bonding material to form a laminate comprising the at least one first semiconductor die, and the discrete preformed blank bonded together; and at least one second chip scale semiconductor die package comprising at least one second semiconductor die made of a semiconductor material and including an integrated circuit having external electrical connections on an active side thereof, the at least one second chip scale semiconductor die package positioned adjacently opposite the at least one first chip scale semiconductor die package in an active side-to-active side facing relationship and at least one external electrical connection of the at least one first semiconductor die in electrical communication with at least one electrical connection of the at least one second semiconductor die. [2" id="US-20010007372-A1-CLM-00002] 2. The multi-semiconductor die assembly of claim 1 , wherein the external electrical connections of at least one of the at least one first semiconductor die and the at least one second semiconductor die comprise bond pads. [3" id="US-20010007372-A1-CLM-00003] 3. The multi-semiconductor die assembly of claim 1 , wherein the external electrical connections of the at least one first semiconductor die comprise bond pads and the external electrical connections of the at least one second semiconductor die comprise bond pads. [4" id="US-20010007372-A1-CLM-00004] 4. The multi-semiconductor die assembly of claim 1 , wherein at least one of the at least one first chip scale semiconductor die and the at least one second chip scale semiconductor die comprises a plurality of dies. [5" id="US-20010007372-A1-CLM-00005] 5. The multi-semiconductor die assembly of claim 1 , wherein the same semiconductor material of the at least one first chip scale semiconductor die package comprises silicon. [6" id="US-20010007372-A1-CLM-00006] 6. The multi-semiconductor die assembly of claim 1 , wherein the same semiconductor material of the at least one first chip scale semiconductor die package comprises GaAs. [7" id="US-20010007372-A1-CLM-00007] 7. The multi-semiconductor die of claim 1 , wherein at least one of the at least one first chip scale semiconductor die and the at least one second chip scale semiconductor die comprises a passivation layer on at least a portion of the active surface thereof. [8" id="US-20010007372-A1-CLM-00008] 8. The multi-semiconductor die of claim 1 , wherein the passivation layer on at least a portion of the active surface comprises at least one of an oxide and a nitride. [9" id="US-20010007372-A1-CLM-00009] 9. The multi-semiconductor die assembly of claim 1 , wherein at least a portion of the exterior of the laminate of the at least one first chip scale semiconductor die package is passivated. [10" id="US-20010007372-A1-CLM-00010] 10. The multi-semiconductor die assembly of claim 1 , wherein the electrical connections of the at least one first semiconductor die comprise bond pads and the apertures of the discrete preformed blank of the at least one first chip scale semiconductor die package are in alignment with the bond pads of the at least one first semiconductor die. [11" id="US-20010007372-A1-CLM-00011] 11. The multi-semiconductor die assembly of claim 1 , further comprising a passivation layer disposed on the active side of at least one of the at least one first semiconductor die and the at least one second semiconductor die. [12" id="US-20010007372-A1-CLM-00012] 12. The multi-semiconductor die assembly of claim 1 , wherein the at least one electrical connection of the at least one first semiconductor die in electrical communication with the at least one electrical connection of the at least one second semiconductor die comprises at least one of electrically conductive solder, electrically conductive epoxy, and electrically conductive polymer. [13" id="US-20010007372-A1-CLM-00013] 13. The multi-semiconductor die assembly of claim 12 , wherein the at least one electrical connection of the at least one first semiconductor die in electrical communication with the at least one electrical connection of the at least one second semiconductor die comprises at least one of an electrically conductive ball, an electrically conductive bump, an electrically conductive pillar, and an electrolessly-plated conductive bump. [14" id="US-20010007372-A1-CLM-00014] 14. The multi-semiconductor die assembly of claim 1 , wherein the at least one second chip scale semiconductor die package comprises: a discrete preformed blank made of the same semiconductor material as the at least one second semiconductor die is made and having a bondable surface having surface dimensions not in excess of surface dimensions of the active side of the at least one second semiconductor die and including apertures preformed therein through which the external electrical connections of the at least one second semiconductor die are accessible, placed over the active side of the at least one second semiconductor die and secured thereto by the bondable surface with a bonding material to form a laminate comprising the at least one second semiconductor die, and the discrete preformed blank bonded together. [15" id="US-20010007372-A1-CLM-00015] 15. The multi-semiconductor die assembly of claim 14 , wherein the external electrical connections of at least one of the at least one first semiconductor die and the at least one second semiconductor die comprise bond pads. [16" id="US-20010007372-A1-CLM-00016] 16. The multi-semiconductor die assembly of claim 14 , wherein the external electrical connections of the at least one first semiconductor die comprise bond pads and the external electrical connections of the at least one second semiconductor die comprises bond pads. [17" id="US-20010007372-A1-CLM-00017] 17. The multi-semiconductor die assembly of claim 14 , wherein at least one of the at least one first semiconductor die and the at least one second semiconductor die comprises a plurality of dies. [18" id="US-20010007372-A1-CLM-00018] 18. The multi-semiconductor die assembly of claim 14 , wherein the same semiconductor material of the at least one second chip scale semiconductor die package comprises silicon. [19" id="US-20010007372-A1-CLM-00019] 19. The multi-semiconductor die assembly of claim 14 , wherein the same semiconductor material of the at least one second chip scale semiconductor die package comprises GaAs. [20" id="US-20010007372-A1-CLM-00020] 20. The multi-semiconductor die of claim 14 , wherein at least one of the at least one first chip scale semiconductor die and the at least one second chip scale semiconductor die comprises a passivation layer on at least a portion of the active surface thereof. [21" id="US-20010007372-A1-CLM-00021] 21. The multi-semiconductor die of claim 14 , wherein the passivation layer on at least a portion of the active surface comprises at least one of an oxide and a nitride. [22" id="US-20010007372-A1-CLM-00022] 22. The multi-semiconductor die assembly of claim 14 , wherein at least a portion of the exterior of the laminate of the at least one second chip scale semiconductor die package is passivated. [23" id="US-20010007372-A1-CLM-00023] 23. The multi-semiconductor die assembly of claim 14 , wherein the external electrical connections of the at least one second semiconductor die comprise bond pads and the apertures of the discrete preformed blank of the second chip scale semiconductor die package are in alignment with the bond pads of the at least one second semiconductor die. [24" id="US-20010007372-A1-CLM-00024] 24. The multi-semiconductor die assembly of claim 14 , wherein at least some of the apertures in the discrete preformed blank of the second chip scale semiconductor die package are positioned at locations remote from the external electrical connections of the at least one second semiconductor die. [25" id="US-20010007372-A1-CLM-00025] 25. The multi-semiconductor die assembly of claim 14 , further comprising a passivation layer disposed on the active side of at least one of the at least one first second semiconductor die and the at least one second semiconductor die. [26" id="US-20010007372-A1-CLM-00026] 26. The multi-semiconductor die assembly of claim 14 , wherein the at least one electrical connection of the at least one first semiconductor die in electrical communication with the at least one electrical connection of the at least one second semiconductor die comprises at least one of electrically conductive solder, electrically conductive epoxy, and electrically conductive polymer. [27" id="US-20010007372-A1-CLM-00027] 27. The multi-semiconductor die assembly of claim 25 , wherein the at least one electrical connection of the at least one first semiconductor die in electrical communication with the at least one electrical connection of the at least one second semiconductor die comprises at least one of an electrically conductive ball, an electrically conductive bump, an electrically conductive pillar, and an electrolessly-plated conductive bump. [28" id="US-20010007372-A1-CLM-00028] 28. The multi-semiconductor die assembly of claim 14 , wherein the at least one first chip scale semiconductor package comprises a plurality of first chip scale semiconductor packages and the at least one second chip scale semiconductor package comprises a plurality of second chip scale semiconductor packages. [29" id="US-20010007372-A1-CLM-00029] 29. The multi-semiconductor die assembly of claim 28 , wherein at least one of the group consisting of the plurality of first chip scale semiconductor die packages and the plurality of second chip scale semiconductor die packages comprise unsevered semiconductor dies of at least a portion of a semiconductor wafer. [30" id="US-20010007372-A1-CLM-00030] 30. The multi-semiconductor die assembly of claim 28 , wherein the plurality of first chip scale semiconductor die packages are unsevered from a first semiconductor wafer. [31" id="US-20010007372-A1-CLM-00031] 31. The multi-semiconductor die assembly of claim 28 , wherein the plurality of second chip scale semiconductor die packages are unsevered from a second semiconductor wafer. [32" id="US-20010007372-A1-CLM-00032] 32. The multi-semiconductor die assembly of claim 31 , wherein at least a portion of the first semiconductor wafer is passivated and at least a portion of the second semiconductor wafer is passivated. [33" id="US-20010007372-A1-CLM-00033] 33. A multi-semiconductor die assembly, comprising: at least one first chip scale semiconductor die package, comprising: at least one first semiconductor die made of a semiconductor material and including an integrated circuit having external electrical connections on an active side thereof; and a discrete preformed blank having a bondable surface having surface dimensions not in excess of surface dimensions of the active side of the at least one first semiconductor die and including apertures preformed therein through which the external electrical connections of the at least one first semiconductor die are accessible, placed over the active side of the at least one first semiconductor die and secured thereto by the bondable surface with a bonding material to form a laminate comprising the at least one first semiconductor die, and the discrete preformed blank bonded together, wherein at least some of the apertures are positioned in the discrete preformed blank at locations remote from the external electrical connections of the at least one first semiconductor die; and at least one second chip scale semiconductor die package comprising at least one second semiconductor chip made of a semiconductor material and including an integrated circuit having external electrical connections on an active side thereof, the at least one second chip scale semiconductor die package positioned adjacently opposite the at least one first chip scale semiconductor die package in an active side-to-active side facing relationship and at least one external electrical connection of the at least one first semiconductor die in electrical communication with at least one electrical connection of the at least one second semiconductor die. [34" id="US-20010007372-A1-CLM-00034] 34. The multi-semiconductor die assembly of claim 33 , wherein the external electrical connections of at least one of the at least one first semiconductor die and the at least one second semiconductor die comprise bond pads. [35" id="US-20010007372-A1-CLM-00035] 35. The multi-semiconductor die assembly of claim 33 , wherein at least one of the at least one first chip scale semiconductor die and the at least one second chip scale semiconductor die comprises a plurality of dies. [36" id="US-20010007372-A1-CLM-00036] 36. The multi-semiconductor die assembly of claim 33 , wherein the semiconductor material of at least one of the at least one first chip scale semiconductor die comprises at least one of silicon and GaAs. [37" id="US-20010007372-A1-CLM-00037] 37. The multi-semiconductor die assembly of claim 33 , wherein the discrete preformed blank of the at least one first chip scale semiconductor die package comprises at least one of silicon and GaAs. [38" id="US-20010007372-A1-CLM-00038] 38. The multi-semiconductor die assembly of claim 33 , wherein the discrete preformed blank of the at least one first chip scale semiconductor die package is made of the same semiconductor material as the at least one first semiconductor die. [39" id="US-20010007372-A1-CLM-00039] 39. The multi-semiconductor die assembly of claim 38 , wherein the same semiconductor material of the at least one first chip scale semiconductor die package comprises at least one of silicon and GaAs. [40" id="US-20010007372-A1-CLM-00040] 40. The multi-semiconductor die assembly of claim 33 , wherein at least a portion of at least one of the exterior of the laminate of the at least one first chip scale semiconductor die package is passivated. [41" id="US-20010007372-A1-CLM-00041] 41. The multi-semiconductor die assembly of claim 33 , wherein the apertures of the discrete preformed blank of the at least one first chip scale semiconductor die package are in alignment with the electrical connections of the at least one second semiconductor die. [42" id="US-20010007372-A1-CLM-00042] 42. The multi-semiconductor die assembly of claim 32 , further comprising a passivation layer disposed on at least a portion of the active side of at least one of the at least one first semiconductor die and the at least one second semiconductor die. [43" id="US-20010007372-A1-CLM-00043] 43. The multi-semiconductor die assembly of claim 33 , wherein the at least one electrical connection of the at least one first semiconductor die in electrical communication with the at least one electrical connection of the at least one second semiconductor die comprises at least one of electrically conductive solder, electrically conductive epoxy, and electrically conductive polymer. [44" id="US-20010007372-A1-CLM-00044] 44. The multi-semiconductor die assembly of claim 43 , wherein the at least one electrical connection of the at least one first semiconductor die in electrical communication with the at least one electrical connection of the at least one second semiconductor die comprises at least one of an electrically conductive ball, an electrically conductive bump, an electrically conductive pillar, and an electrolessly-plated conductive bump. [45" id="US-20010007372-A1-CLM-00045] 45. The multi-semiconductor die assembly of claim 33 , further comprising circuit traces extending from the external electrical connections of the at least one first semiconductor die to the remote aperture locations of the discrete preformed blank of the at least one first chip scale semiconductor die package. [46" id="US-20010007372-A1-CLM-00046] 46. The multi-semiconductor die assembly of claim 45 , wherein the circuit traces are at least partially disposed on the active surface of the at least one first semiconductor die. [47" id="US-20010007372-A1-CLM-00047] 47. The multi-semiconductor die assembly of claim 45 , wherein the circuit traces are at least partially disposed on the discrete preformed blank of the at least one first chip scale semiconductor die package. [48" id="US-20010007372-A1-CLM-00048] 48. The multi-semiconductor die assembly of claim 33 , wherein the at least one second chip scale semiconductor die package comprises: a discrete preformed blank made having a bondable surface having surface dimensions not in excess of surface dimensions of the active side of the at least one second semiconductor die and including apertures preformed therein through which the external electrical connections of the at least one second semiconductor die are accessible, placed over the active side of the at least one second semiconductor die and secured thereto by the bondable surface with a bonding material to form a laminate comprising the at least one second semiconductor die, and the discrete preformed blank bonded together. [49" id="US-20010007372-A1-CLM-00049] 49. The multi-semiconductor die assembly of claim 48 , wherein the external electrical connections of at least one of the at least one first semiconductor die and the at least one second semiconductor die comprise bond pads. [50" id="US-20010007372-A1-CLM-00050] 50. The multi-semiconductor die assembly of claim 48 , wherein at least one of the at least one first semiconductor die and the at least one second semiconductor die comprises a plurality of dies. [51" id="US-20010007372-A1-CLM-00051] 51. The multi-semiconductor die assembly of claim 48 , wherein the semiconductor material of at least one of the at least one second chip scale semiconductor die comprises at least one of the group consisting of silicon, GaAs, ceramic material, and mullite. [52" id="US-20010007372-A1-CLM-00052] 52. The multi-semiconductor die assembly of claim 48 , wherein the discrete preformed blank of the at least one second chip scale semiconductor die package comprises at least one of the group consisting of silicon, GaAs, ceramic material, and mullite. [53" id="US-20010007372-A1-CLM-00053] 53. The multi-semiconductor die assembly of claim 48 , wherein the discrete preformed blank of the at least one second chip scale semiconductor die package is made of the same semiconductor material as the at least one second semiconductor die. [54" id="US-20010007372-A1-CLM-00054] 54. The multi-semiconductor die assembly of claim 53 , wherein the same semiconductor material of the at least one second chip scale semiconductor die package comprises at least one of silicon and GaAs. [55" id="US-20010007372-A1-CLM-00055] 55. The multi-semiconductor die assembly of claim 48 , wherein at least a portion of the exterior of the laminate of the at least one second chip scale semiconductor die package is passivated. [56" id="US-20010007372-A1-CLM-00056] 56. The multi-semiconductor die assembly of claim 48 , wherein at least some of the apertures in the discrete preformed blank of the second chip scale semiconductor die package are positioned at locations in alignment with at least some of the apertures in the discrete preformed blank of the at least one first chip scale semiconductor die package. [57" id="US-20010007372-A1-CLM-00057] 57. The multi-semiconductor die assembly of claim 48 , wherein at least some of the apertures in the discrete preformed blank of the second chip scale semiconductor die package are positioned at locations remote from the external electrical connections of the at least one second semiconductor die. [58" id="US-20010007372-A1-CLM-00058] 58. The multi-semiconductor die assembly of claim 48 , further comprising a passivation layer disposed on the active side of at least one of the at least one first second semiconductor die and the at least one second semiconductor die. [59" id="US-20010007372-A1-CLM-00059] 59. The multi-semiconductor die assembly of claim 48 , wherein the at least one electrical connection of the at least one first semiconductor die in electrical communication with the at least one electrical connection of the at least one second semiconductor die comprises at least one of electrically conductive solder, electrically conductive epoxy, and electrically conductive polymer. [60" id="US-20010007372-A1-CLM-00060] 60. The multi-semiconductor die assembly of claim 59 , wherein the at least one electrical connection of the at least one first semiconductor die in electrical communication with the at least one electrical connection of the at least one second semiconductor die comprises at least one of an electrically conductive ball, an electrically conductive bump, an electrically conductive pillar, and an electrolessly-plated conductive bump. [61" id="US-20010007372-A1-CLM-00061] 61. The multi-semiconductor die assembly of claim 48 , wherein the at least one first chip scale semiconductor package comprises a plurality of first chip scale semiconductor packages and the at least one second chip scale semiconductor package comprises a plurality of second chip scale semiconductor packages. [62" id="US-20010007372-A1-CLM-00062] 62. The multi-semiconductor die assembly of claim 61 , wherein at least one of the group consisting of the plurality of first chip scale semiconductor die packages and the plurality of second chip scale semiconductor die packages comprise unsevered semiconductor dies of at least a portion of a semiconductor wafer. [63" id="US-20010007372-A1-CLM-00063] 63. The multi-semiconductor die assembly of claim 61 , wherein the plurality of first chip scale semiconductor die packages are unsevered from a first semiconductor wafer. [64" id="US-20010007372-A1-CLM-00064] 64. The multi-semiconductor die assembly of claim 61 , wherein the plurality of second chip scale semiconductor die packages are unsevered from a second semiconductor wafer. [65" id="US-20010007372-A1-CLM-00065] 65. The multi-semiconductor die assembly of claim 64 , wherein at least a portion of the first semiconductor wafer is passivated and at least a portion of the second semiconductor wafer is passivated. [66" id="US-20010007372-A1-CLM-00066] 66. The multi-semiconductor die assembly of claim 57 , further comprising circuit traces extending from the external electrical connections of the at least one second semiconductor die to the remote aperture locations of the discrete preformed blank of the at least one second chip scale semiconductor die package. [67" id="US-20010007372-A1-CLM-00067] 67. The multi-semiconductor die assembly of claim 66 , wherein the circuit traces are at least partially disposed on the active surface of the at least one second semiconductor die. [68" id="US-20010007372-A1-CLM-00068] 68. The multi-semiconductor die assembly of claim 66 , wherein the circuit traces are at least partially disposed on the discrete preformed blank of the at least one second chip scale semiconductor die package.
类似技术:
公开号 | 公开日 | 专利标题 US6407451B2|2002-06-18|Micromachined chip scale package US11177175B2|2021-11-16|Microelectronic devices and methods for filling vias in microelectronic devices US5674785A|1997-10-07|Method of producing a single piece package for semiconductor die US6406938B2|2002-06-18|Semiconductor and flip chip packages and method having a back-side connection JP6408986B2|2018-10-17|BVA interposer US6611052B2|2003-08-26|Wafer level stackable semiconductor package US7545048B2|2009-06-09|Stacked die package US8125065B2|2012-02-28|Elimination of RDL using tape base flip chip on flex for die stacking US9018774B2|2015-04-28|Chip package US6844619B2|2005-01-18|Compact semiconductor device capable of mounting a plurality of semiconductor chips with high density and method of manufacturing the same US6706557B2|2004-03-16|Method of fabricating stacked die configurations utilizing redistribution bond pads US7009300B2|2006-03-07|Low profile stacked multi-chip package and method of forming same KR20180099417A|2018-09-05|Semiconductor device and method of manufacturing thereof US6717252B2|2004-04-06|Semiconductor device US20070023886A1|2007-02-01|Method for producing a chip arrangement, a chip arrangement and a multichip device US9548283B2|2017-01-17|Package redistribution layer structure and method of forming same US6900532B1|2005-05-31|Wafer level chip scale package US20040259290A1|2004-12-23|Method for improving the mechanical properties of BOC module arrangements US20080258306A1|2008-10-23|Semiconductor Device and Method for Fabricating the Same CN110112115B|2021-10-22|Integrated circuit package and method of forming the same KR101013548B1|2011-02-14|Staack package JP2002368189A|2002-12-20|Semiconductor-stacked package and method for manufacturing the same CN110021572B|2021-03-23|Stacked package structure and method for manufacturing the same
同族专利:
公开号 | 公开日 US6124634A|2000-09-26| US6407451B2|2002-06-18| US6358833B1|2002-03-19| US6072236A|2000-06-06| US6207548B1|2001-03-27|
引用文献:
公开号 | 申请日 | 公开日 | 申请人 | 专利标题 US20020132389A1|2001-03-15|2002-09-19|Reflectivity, Inc., A Delaware Corporation|Method for making a micromechanical device by using a sacrificial substrate| US20020145134A1|2001-03-09|2002-10-10|Tim Olding|Sol-gel derived resistive and conductive coating| US20040238600A1|2003-05-22|2004-12-02|Terry Tarn|Novel packaging method for microstructure and semiconductor devices| US20050042792A1|2000-12-07|2005-02-24|Patel Satyadev R.|Methods for depositing, releasing and packaging micro-electromechanical devices on wafer substrates| US20050074919A1|2000-12-07|2005-04-07|Reflectivity, Inc.|Methods for depositing, releasing and packaging micro-electromechanical devices on wafer substrates| US20050093134A1|2003-10-30|2005-05-05|Terry Tarn|Device packages with low stress assembly process| US20050157376A1|2002-11-26|2005-07-21|Huibers Andrew G.|Spatial light modulators with light blocking/absorbing areas| US20060220045A1|2005-04-05|2006-10-05|Jonathan Doan|Micromirror array device with compliant adhesive| US20060220199A1|2005-04-05|2006-10-05|Duboc Robert M|Low cost hermetically sealed package| US20070034997A1|2005-08-04|2007-02-15|Michael Bauer|Semiconductor device with conductor tracks between semiconductor chip and circuit carrier and method for producing the same| US20080018000A1|2005-10-03|2008-01-24|Krishnamoorthy Ashok V|Method and apparatus for precisely aligning integrated circuit chips| US20100118482A1|2008-11-13|2010-05-13|Mosaid Technologies Incorporated|System including a plurality of encapsulated semiconductor chips| US20110271523A1|2006-04-03|2011-11-10|Frank Mantz|Ball grid array stack| US20120051685A1|2010-08-31|2012-03-01|Avago Technologies Fiber IpPte. Ltd.|FLIP-CHIP ASSEMBLY COMPRISING AN ARRAY OF VERTICAL CAVITY SURFACE EMITTING LASERS | US9188751B2|2010-08-31|2015-11-17|Avago Technologies General IpPte. Ltd.|Flip-chip assembly comprising an array of vertical cavity surface emitting lasers , and an optical transmitter assembly that incorporates the flip-chip assembly|DE3143776C2|1981-11-04|1992-03-05|Patent-Treuhand-Gesellschaft Fuer Elektrische Gluehlampen Mbh, 8000 Muenchen, De|| US4542397A|1984-04-12|1985-09-17|Xerox Corporation|Self aligning small scale integrated circuit semiconductor chips to form large area arrays| US5018002A|1989-07-03|1991-05-21|General Electric Company|High current hermetic package including an internal foil and having a lead extending through the package lid and a packaged semiconductor chip| JPH0348435A|1989-07-17|1991-03-01|Oki Electric Ind Co Ltd|Mounting structure of flip chip element| US5468681A|1989-08-28|1995-11-21|Lsi Logic Corporation|Process for interconnecting conductive substrates using an interposer having conductive plastic filled vias| EP0509825A3|1991-04-16|1993-11-24|Nec Corp|Package structure for semiconductor device| US5136364A|1991-06-12|1992-08-04|National Semiconductor Corporation|Semiconductor die sealing| US5258648A|1991-06-27|1993-11-02|Motorola, Inc.|Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery| JPH05152452A|1991-11-27|1993-06-18|Oki Electric Ind Co Ltd|Method of forming air bridge wiring| US5262927A|1992-02-07|1993-11-16|Lsi Logic Corporation|Partially-molded, PCB chip carrier package| US5424652A|1992-06-10|1995-06-13|Micron Technology, Inc.|Method and apparatus for testing an unpackaged semiconductor die| JPH0637157A|1992-07-16|1994-02-10|Kawasaki Steel Corp|Semiconductor wafer and inspecting method therefor| US5404047A|1992-07-17|1995-04-04|Lsi Logic Corporation|Semiconductor die having a high density array of composite bond pads| US5248797A|1992-08-13|1993-09-28|American Cyanamid Company|Method for the production of 9-amino-6-demethyl-6-deoxytetracycline| CA2104340A1|1992-08-31|1994-03-01|Grish Chandra|Hermetic protection for integrated circuits| US5248903A|1992-09-18|1993-09-28|Lsi Logic Corporation|Composite bond pads for semiconductor devices| US5859470A|1992-11-12|1999-01-12|International Business Machines Corporation|Interconnection of a carrier substrate and a semiconductor device| US5300461A|1993-01-25|1994-04-05|Intel Corporation|Process for fabricating sealed semiconductor chip using silicon nitride passivation film| EP0637078A1|1993-07-29|1995-02-01|Motorola, Inc.|A semiconductor device with improved heat dissipation| US5989936A|1994-07-07|1999-11-23|Tessera, Inc.|Microelectronic assembly fabrication with terminal formation from a conductive layer| US5579573A|1994-10-11|1996-12-03|Ford Motor Company|Method for fabricating an undercoated chip electrically interconnected to a substrate| US5814889A|1995-06-05|1998-09-29|Harris Corporation|Intergrated circuit with coaxial isolation and method| US5629241A|1995-07-07|1997-05-13|Hughes Aircraft Company|Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same| KR0182073B1|1995-12-22|1999-03-20|황인길|Method of manufacturing semiconductor chip scale semiconductor package| US6072236A|1996-03-07|2000-06-06|Micron Technology, Inc.|Micromachined chip scale package|US6072236A|1996-03-07|2000-06-06|Micron Technology, Inc.|Micromachined chip scale package| US6558979B2|1996-05-21|2003-05-06|Micron Technology, Inc.|Use of palladium in IC manufacturing with conductive polymer bump| US6441487B2|1997-10-20|2002-08-27|Flip Chip Technologies, L.L.C.|Chip scale package using large ductile solder balls| US6803656B2|1997-12-31|2004-10-12|Micron Technology, Inc.|Semiconductor device including combed bond pad opening| US6117708A|1998-02-05|2000-09-12|Micron Technology, Inc.|Use of residual organic compounds to facilitate gate break on a carrier substrate for a semiconductor device| US7408249B2|1998-02-06|2008-08-05|Tessera Technologies Hungary Kft.|Packaged integrated circuits and methods of producing thereof| IL123207D0|1998-02-06|1998-09-24|Shellcase Ltd|Integrated circuit device| US6624505B2|1998-02-06|2003-09-23|Shellcase, Ltd.|Packaged integrated circuits and methods of producing thereof| US6326677B1|1998-09-04|2001-12-04|Cts Corporation|Ball grid array resistor network| US6331735B1|1998-09-25|2001-12-18|Advanced Micro Devices, Inc.|Method to improve chip scale package electrostatic discharge performance and suppress marking artifacts| US6376352B1|1998-11-05|2002-04-23|Texas Instruments Incorporated|Stud-cone bump for probe tips used in known good die carriers| KR100379350B1|1998-12-16|2003-04-08|세이코 엡슨 가부시키가이샤|Semiconductor chip, semiconductor device, circuit board and electronic equipment and production methods for them| JP4234244B2|1998-12-28|2009-03-04|富士通マイクロエレクトロニクス株式会社|Wafer level package and semiconductor device manufacturing method using wafer level package| US6365976B1|1999-02-25|2002-04-02|Texas Instruments Incorporated|Integrated circuit device with depressions for receiving solder balls and method of fabrication| US6341418B1|1999-04-29|2002-01-29|International Business Machines Corporation|Method for direct chip attach by solder bumps and an underfill layer| US6228687B1|1999-06-28|2001-05-08|Micron Technology, Inc.|Wafer-level package and methods of fabricating| JP3213292B2|1999-07-12|2001-10-02|ソニーケミカル株式会社|Multilayer board and module| US6300670B1|1999-07-26|2001-10-09|Stmicroelectronics, Inc.|Backside bus vias| US6326689B1|1999-07-26|2001-12-04|Stmicroelectronics, Inc.|Backside contact for touchchip| US6562545B1|1999-09-17|2003-05-13|Micron Technology, Inc.|Method of making a socket assembly for use with a solder ball| US20040097996A1|1999-10-05|2004-05-20|Omnisonics Medical Technologies, Inc.|Apparatus and method of removing occlusions using an ultrasonic medical device operating in a transverse mode| US6710454B1|2000-02-16|2004-03-23|Micron Technology, Inc.|Adhesive layer for an electronic apparatus having multiple semiconductor devices| JP4403631B2|2000-04-24|2010-01-27|ソニー株式会社|Manufacturing method of chip-shaped electronic component and manufacturing method of pseudo wafer used for manufacturing the same| US6732913B2|2001-04-26|2004-05-11|Advanpack Solutions Pte Ltd.|Method for forming a wafer level chip scale package, and package formed thereby| JP2001313350A|2000-04-28|2001-11-09|Sony Corp|Chip-shaped electronic component and its manufacturing method, and pseudo-wafer used for manufacture of chip- shaped electronic component and its manufacturing method| US6558600B1|2000-05-04|2003-05-06|Micron Technology, Inc.|Method for packaging microelectronic substrates| US6656769B2|2000-05-08|2003-12-02|Micron Technology, Inc.|Method and apparatus for distributing mold material in a mold for packaging microelectronic devices| DE10029269B4|2000-06-14|2005-10-13|Infineon Technologies Ag|Method for producing an electronic component from housing-forming substrates| US6589820B1|2000-06-16|2003-07-08|Micron Technology, Inc.|Method and apparatus for packaging a microelectronic die| US6560117B2|2000-06-28|2003-05-06|Micron Technology, Inc.|Packaged microelectronic die assemblies and methods of manufacture| US6552910B1|2000-06-28|2003-04-22|Micron Technology, Inc.|Stacked-die assemblies with a plurality of microelectronic devices and methods of manufacture| US6365434B1|2000-06-28|2002-04-02|Micron Technology, Inc.|Method and apparatus for reduced flash encapsulation of microelectronic devices| US6576494B1|2000-06-28|2003-06-10|Micron Technology, Inc.|Recessed encapsulated microelectronic devices and methods for formation| US7298031B1|2000-08-09|2007-11-20|Micron Technology, Inc.|Multiple substrate microelectronic devices and methods of manufacture| US7273769B1|2000-08-16|2007-09-25|Micron Technology, Inc.|Method and apparatus for removing encapsulating material from a packaged microelectronic device| US6562657B1|2000-08-22|2003-05-13|Charles W. C. Lin|Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint| US6607937B1|2000-08-23|2003-08-19|Micron Technology, Inc.|Stacked microelectronic dies and methods for stacking microelectronic dies| US6483044B1|2000-08-23|2002-11-19|Micron Technology, Inc.|Interconnecting substrates for electrical coupling of microelectronic components| US6979595B1|2000-08-24|2005-12-27|Micron Technology, Inc.|Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices| US6838760B1|2000-08-28|2005-01-04|Micron Technology, Inc.|Packaged microelectronic devices with interconnecting units| US6638831B1|2000-08-31|2003-10-28|Micron Technology, Inc.|Use of a reference fiducial on a semiconductor package to monitor and control a singulation method| SG112799A1|2000-10-09|2005-07-28|St Assembly Test Services Ltd|Leaded semiconductor packages and method of trimming and singulating such packages| US6686258B2|2000-11-02|2004-02-03|St Assembly Test Services Ltd.|Method of trimming and singulating leaded semiconductor packages| JP4447143B2|2000-10-11|2010-04-07|新光電気工業株式会社|Semiconductor device and manufacturing method thereof| US6833620B1|2000-11-28|2004-12-21|Ati Technologies, Inc.|Apparatus having reduced input output area and method thereof| US7902679B2|2001-03-05|2011-03-08|Megica Corporation|Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump| US6647755B2|2001-03-07|2003-11-18|Omnisonics Medical Technologies, Inc.|Method for manufacturing small diameter medical devices| US7498196B2|2001-03-30|2009-03-03|Megica Corporation|Structure and manufacturing method of chip scale package| TW595283B|2001-04-25|2004-06-21|Benq Corp|Flexible circuit board and its manufacturing method| US6576489B2|2001-05-07|2003-06-10|Applied Materials, Inc.|Methods of forming microstructure devices| US6593649B1|2001-05-17|2003-07-15|Megic Corporation|Methods of IC rerouting option for multiple package system applications| US6564979B2|2001-07-18|2003-05-20|Micron Technology, Inc.|Method and apparatus for dispensing adhesive on microelectronic substrate supports| SG111919A1|2001-08-29|2005-06-29|Micron Technology Inc|Packaged microelectronic devices and methods of forming same| US6548376B2|2001-08-30|2003-04-15|Micron Technology, Inc.|Methods of thinning microelectronic workpieces| US20030042615A1|2001-08-30|2003-03-06|Tongbi Jiang|Stacked microelectronic devices and methods of fabricating same| SG102639A1|2001-10-08|2004-03-26|Micron Technology Inc|Apparatus and method for packing circuits| US6747348B2|2001-10-16|2004-06-08|Micron Technology, Inc.|Apparatus and method for leadless packaging of semiconductor devices| US6674174B2|2001-11-13|2004-01-06|Skyworks Solutions, Inc.|Controlled impedance transmission lines in a redistribution layer| US6750547B2|2001-12-26|2004-06-15|Micron Technology, Inc.|Multi-substrate microelectronic packages and methods for manufacture| US6896760B1|2002-01-16|2005-05-24|Micron Technology, Inc.|Fabrication of stacked microelectronic devices| US6624003B1|2002-02-06|2003-09-23|Teravicta Technologies, Inc.|Integrated MEMS device and package| US6622380B1|2002-02-12|2003-09-23|Micron Technology, Inc.|Methods for manufacturing microelectronic devices and methods for mounting microelectronic packages to circuit boards| US20030151132A1|2002-02-14|2003-08-14|Crippen Warren Stuart|Microelectronic die providing improved heat dissipation, and method of packaging same| US20060246621A1|2002-02-14|2006-11-02|Intel Corporation|Microelectronic die including thermally conductive structure in a substrate thereof and method of forming same| US7198693B1|2002-02-20|2007-04-03|Micron Technology, Inc.|Microelectronic device having a plurality of stacked dies and methods for manufacturing such microelectronic assemblies| JP2003258154A|2002-03-05|2003-09-12|Fujitsu Ltd|Package structure of semiconductor device| US7109588B2|2002-04-04|2006-09-19|Micron Technology, Inc.|Method and apparatus for attaching microelectronic substrates and support members| US7423336B2|2002-04-08|2008-09-09|Micron Technology, Inc.|Bond pad rerouting element, rerouted semiconductor devices including the rerouting element, and assemblies including the rerouted semiconductor devices| KR100460062B1|2002-04-23|2004-12-04|주식회사 하이닉스반도체|Multi chip package and manufacturing method thereof| KR100481216B1|2002-06-07|2005-04-08|엘지전자 주식회사|Ball Grid Array Package And Method Of Fabricating The Same| US7579681B2|2002-06-11|2009-08-25|Micron Technology, Inc.|Super high density module with integrated wafer level packages| SG142115A1|2002-06-14|2008-05-28|Micron Technology Inc|Wafer level packaging| SG107595A1|2002-06-18|2004-12-29|Micron Technology Inc|Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assembles and packages including such semiconductor devices or packages and associated methods| SG111069A1|2002-06-18|2005-05-30|Micron Technology Inc|Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods| US6903001B2|2002-07-18|2005-06-07|Micron Technology Inc.|Techniques to create low K ILD for BEOL| SG120879A1|2002-08-08|2006-04-26|Micron Technology Inc|Packaged microelectronic components| US7067905B2|2002-08-08|2006-06-27|Micron Technology, Inc.|Packaged microelectronic devices including first and second casings| SG127684A1|2002-08-19|2006-12-29|Micron Technology Inc|Packaged microelectronic component assemblies| US6740546B2|2002-08-21|2004-05-25|Micron Technology, Inc.|Packaged microelectronic devices and methods for assembling microelectronic devices| US6845901B2|2002-08-22|2005-01-25|Micron Technology, Inc.|Apparatus and method for depositing and reflowing solder paste on a microelectronic workpiece| US6885101B2|2002-08-29|2005-04-26|Micron Technology, Inc.|Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods| US7033664B2|2002-10-22|2006-04-25|Tessera Technologies Hungary Kft|Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby| JP3625815B2|2002-11-12|2005-03-02|沖電気工業株式会社|Semiconductor device and manufacturing method thereof| KR100447851B1|2002-11-14|2004-09-08|삼성전자주식회사|Wafer level Bonding method of flip-chip manner for semiconductor apparatus in lateral bonded type| SG114585A1|2002-11-22|2005-09-28|Micron Technology Inc|Packaged microelectronic component assemblies| US6897761B2|2002-12-04|2005-05-24|Cts Corporation|Ball grid array resistor network| US6774482B2|2002-12-27|2004-08-10|International Business Machines Corporation|Chip cooling| US6762074B1|2003-01-21|2004-07-13|Micron Technology, Inc.|Method and apparatus for forming thin microelectronic dies| US6879050B2|2003-02-11|2005-04-12|Micron Technology, Inc.|Packaged microelectronic devices and methods for packaging microelectronic devices| KR100512971B1|2003-02-24|2005-09-07|삼성전자주식회사|Manufacturing method of micro electro mechanical system using solder ball| SG143931A1|2003-03-04|2008-07-29|Micron Technology Inc|Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths| SG137651A1|2003-03-14|2007-12-28|Micron Technology Inc|Microelectronic devices and methods for packaging microelectronic devices| US6921860B2|2003-03-18|2005-07-26|Micron Technology, Inc.|Microelectronic component assemblies having exposed contacts| US6917090B2|2003-04-07|2005-07-12|Micron Technology, Inc.|Chip scale image sensor package| US7312101B2|2003-04-22|2007-12-25|Micron Technology, Inc.|Packaged microelectronic devices and methods for packaging microelectronic devices| SG119185A1|2003-05-06|2006-02-28|Micron Technology Inc|Method for packaging circuits and packaged circuits| US6972480B2|2003-06-16|2005-12-06|Shellcase Ltd.|Methods and apparatus for packaging integrated circuit devices| JP2007528120A|2003-07-03|2007-10-04|テッセラテクノロジーズハンガリーコルラートルトフェレロェセーギュータールシャシャーグ|Method and apparatus for packaging integrated circuit devices| US7368810B2|2003-08-29|2008-05-06|Micron Technology, Inc.|Invertible microfeature device packages| US7071421B2|2003-08-29|2006-07-04|Micron Technology, Inc.|Stacked microfeature devices and associated methods| US7345350B2|2003-09-23|2008-03-18|Micron Technology, Inc.|Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias| SG120123A1|2003-09-30|2006-03-28|Micron Technology Inc|Castellated chip-scale packages and methods for fabricating the same| US7256074B2|2003-10-15|2007-08-14|Micron Technology, Inc.|Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods| SG153627A1|2003-10-31|2009-07-29|Micron Technology Inc|Reduced footprint packaged microelectronic components and methods for manufacturing such microelectronic components| US20050104171A1|2003-11-13|2005-05-19|Benson Peter A.|Microelectronic devices having conductive complementary structures and methods of manufacturing microelectronic devices having conductive complementary structures| US7091124B2|2003-11-13|2006-08-15|Micron Technology, Inc.|Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices| US8084866B2|2003-12-10|2011-12-27|Micron Technology, Inc.|Microelectronic devices and methods for filling vias in microelectronic devices| US7316063B2|2004-01-12|2008-01-08|Micron Technology, Inc.|Methods of fabricating substrates including at least one conductive via| US7794414B2|2004-02-09|2010-09-14|Emigrant Bank, N.A.|Apparatus and method for an ultrasonic medical device operating in torsional and transverse modes| US20050247039A1|2004-05-04|2005-11-10|Textron Inc.|Disposable magnetic bedknife| US20050247894A1|2004-05-05|2005-11-10|Watkins Charles M|Systems and methods for forming apertures in microfeature workpieces| US7232754B2|2004-06-29|2007-06-19|Micron Technology, Inc.|Microelectronic devices and methods for forming interconnects in microelectronic devices| SG145547A1|2004-07-23|2008-09-29|Micron Technology Inc|Microelectronic component assemblies with recessed wire bonds and methods of making same| US7342804B2|2004-08-09|2008-03-11|Cts Corporation|Ball grid array resistor capacitor network| US7425499B2|2004-08-24|2008-09-16|Micron Technology, Inc.|Methods for forming interconnects in vias and microelectronic workpieces including such interconnects| US7602618B2|2004-08-25|2009-10-13|Micron Technology, Inc.|Methods and apparatuses for transferring heat from stacked microfeature devices| SG120200A1|2004-08-27|2006-03-28|Micron Technology Inc|Slanted vias for electrical circuits on circuit boards and other substrates| US7157310B2|2004-09-01|2007-01-02|Micron Technology, Inc.|Methods for packaging microfeature devices and microfeature devices formed by such methods| US7300857B2|2004-09-02|2007-11-27|Micron Technology, Inc.|Through-wafer interconnects for photoimager and memory wafers| US7217995B2|2004-11-12|2007-05-15|Macronix International Co., Ltd.|Apparatus for stacking electrical components using insulated and interconnecting via| DE102004056534A1|2004-11-23|2006-06-01|Infineon Technologies Ag|Semiconductor component with a semiconductor chip and with external contacts and method for producing the same| US7271482B2|2004-12-30|2007-09-18|Micron Technology, Inc.|Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods| US20060162850A1|2005-01-24|2006-07-27|Micron Technology, Inc.|Methods and apparatus for releasably attaching microfeature workpieces to support members| US8278751B2|2005-02-08|2012-10-02|Micron Technology, Inc.|Methods of adhering microfeature workpieces, including a chip, to a support member| US8143095B2|2005-03-22|2012-03-27|Tessera, Inc.|Sequential fabrication of vertical conductive interconnects in capped chips| JP4577688B2|2005-05-09|2010-11-10|エルピーダメモリ株式会社|Semiconductor chip selection method, semiconductor chip, and semiconductor integrated circuit device| US20060261498A1|2005-05-17|2006-11-23|Micron Technology, Inc.|Methods and apparatuses for encapsulating microelectronic devices| US7795134B2|2005-06-28|2010-09-14|Micron Technology, Inc.|Conductive interconnect structures and formation methods using supercritical fluids| US7169248B1|2005-07-19|2007-01-30|Micron Technology, Inc.|Methods for releasably attaching support members to microfeature workpieces and microfeature assemblies formed using such methods| US7566853B2|2005-08-12|2009-07-28|Tessera, Inc.|Image sensor employing a plurality of photodetector arrays and/or rear-illuminated architecture| SG130055A1|2005-08-19|2007-03-20|Micron Technology Inc|Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices| SG130061A1|2005-08-24|2007-03-20|Micron Technology Inc|Microelectronic devices and microelectronic support devices, and associated assemblies and methods| SG130066A1|2005-08-26|2007-03-20|Micron Technology Inc|Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices| US7807505B2|2005-08-30|2010-10-05|Micron Technology, Inc.|Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods| US7745944B2|2005-08-31|2010-06-29|Micron Technology, Inc.|Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts| US7863187B2|2005-09-01|2011-01-04|Micron Technology, Inc.|Microfeature workpieces and methods for forming interconnects in microfeature workpieces| US7262134B2|2005-09-01|2007-08-28|Micron Technology, Inc.|Microfeature workpieces and methods for forming interconnects in microfeature workpieces| US7485969B2|2005-09-01|2009-02-03|Micron Technology, Inc.|Stacked microelectronic devices and methods for manufacturing microelectronic devices| US20070045807A1|2005-09-01|2007-03-01|Micron Technology, Inc.|Microelectronic devices and methods for manufacturing microelectronic devices| US7271086B2|2005-09-01|2007-09-18|Micron Technology, Inc.|Microfeature workpieces and methods of forming a redistribution layer on microfeature workpieces| US20070148820A1|2005-12-22|2007-06-28|Micron Technology, Inc.|Microelectronic devices and methods for manufacturing microelectronic devices| SG133445A1|2005-12-29|2007-07-30|Micron Technology Inc|Methods for packaging microelectronic devices and microelectronic devices formed using such methods| US7936062B2|2006-01-23|2011-05-03|Tessera Technologies Ireland Limited|Wafer level chip packaging| KR100699807B1|2006-01-26|2007-03-28|삼성전자주식회사|Stack chip and stack chip package comprising the same| SG135074A1|2006-02-28|2007-09-28|Micron Technology Inc|Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices| SG135979A1|2006-03-08|2007-10-29|Micron Technology Inc|Microelectronic device assemblies including assemblies with recurved leadframes, and associated methods| US7749349B2|2006-03-14|2010-07-06|Micron Technology, Inc.|Methods and systems for releasably attaching support members to microfeature workpieces| SG172743A1|2006-03-29|2011-07-28|Micron Technology Inc|Packaged microelectronic devices recessed in support member cavities, and associated methods| US7910385B2|2006-05-12|2011-03-22|Micron Technology, Inc.|Method of fabricating microelectronic devices| US7749899B2|2006-06-01|2010-07-06|Micron Technology, Inc.|Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces| SG139573A1|2006-07-17|2008-02-29|Micron Technology Inc|Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods| US7749882B2|2006-08-23|2010-07-06|Micron Technology, Inc.|Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices| US7868440B2|2006-08-25|2011-01-11|Micron Technology, Inc.|Packaged microdevices and methods for manufacturing packaged microdevices| US7629249B2|2006-08-28|2009-12-08|Micron Technology, Inc.|Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods| US7902643B2|2006-08-31|2011-03-08|Micron Technology, Inc.|Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods| SG143098A1|2006-12-04|2008-06-27|Micron Technology Inc|Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices| US8604605B2|2007-01-05|2013-12-10|Invensas Corp.|Microelectronic assembly with multi-layer support structure| US7833456B2|2007-02-23|2010-11-16|Micron Technology, Inc.|Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece| US7955898B2|2007-03-13|2011-06-07|Micron Technology, Inc.|Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices| US7750449B2|2007-03-13|2010-07-06|Micron Technology, Inc.|Packaged semiconductor components having substantially rigid support members and methods of packaging semiconductor components| SG149710A1|2007-07-12|2009-02-27|Micron Technology Inc|Interconnects for packaged semiconductor devices and methods for manufacturing such devices| SG149726A1|2007-07-24|2009-02-27|Micron Technology Inc|Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods| SG150396A1|2007-08-16|2009-03-30|Micron Technology Inc|Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods| SG150410A1|2007-08-31|2009-03-30|Micron Technology Inc|Partitioned through-layer via and associated systems and methods| US7884015B2|2007-12-06|2011-02-08|Micron Technology, Inc.|Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods| US8084854B2|2007-12-28|2011-12-27|Micron Technology, Inc.|Pass-through 3D interconnect for microelectronic dies and associated systems and methods| JP5425404B2|2008-01-18|2014-02-26|東京エレクトロン株式会社|Method for processing amorphous carbon film and method for manufacturing semiconductor device using the same| KR100943427B1|2008-02-04|2010-02-19|주식회사 유진테크|Substrate supporting unit and substrate processing apparatus, manufacturing method of the substrate supporting unit| US8253230B2|2008-05-15|2012-08-28|Micron Technology, Inc.|Disabling electrical connections using pass-through 3D interconnects and associated systems and methods| US7872332B2|2008-09-11|2011-01-18|Micron Technology, Inc.|Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods| US8093700B2|2008-12-16|2012-01-10|Freescale Semiconductor, Inc.|Packaging millimeter wave modules| US8637983B2|2008-12-19|2014-01-28|Ati Technologies Ulc|Face-to-facehybrid structure for an integrated circuit| US7969774B2|2009-03-10|2011-06-28|Micron Technology, Inc.|Electronic devices formed of two or more substrates bonded together, electronic systems comprising electronic devices and methods of making electronic devices| US8569894B2|2010-01-13|2013-10-29|Advanced Semiconductor Engineering, Inc.|Semiconductor package with single sided substrate design and manufacturing methods thereof| US8198131B2|2009-11-18|2012-06-12|Advanced Semiconductor Engineering, Inc.|Stackable semiconductor device packages| TWI408785B|2009-12-31|2013-09-11|Advanced Semiconductor Eng|Semiconductor package| TWI419283B|2010-02-10|2013-12-11|Advanced Semiconductor Eng|Package structure| TWI411075B|2010-03-22|2013-10-01|Advanced Semiconductor Eng|Semiconductor package and manufacturing method thereof| US8278746B2|2010-04-02|2012-10-02|Advanced Semiconductor Engineering, Inc.|Semiconductor device packages including connecting elements| US8624374B2|2010-04-02|2014-01-07|Advanced Semiconductor Engineering, Inc.|Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof| TWI451546B|2010-10-29|2014-09-01|Advanced Semiconductor Eng|Stacked semiconductor package, semiconductor package thereof and method for making a semiconductor package| US9171792B2|2011-02-28|2015-10-27|Advanced Semiconductor Engineering, Inc.|Semiconductor device packages having a side-by-side device arrangement and stacking functionality| US8659153B2|2012-07-16|2014-02-25|Micron Technology, Inc.|Pillar on pad interconnect structures, semiconductor dice and die assemblies including such interconnect structures, and related methods| US9048410B2|2013-05-31|2015-06-02|Micron Technology, Inc.|Memory devices comprising magnetic tracks individually comprising a plurality of magnetic domains having domain walls and methods of forming a memory device comprising magnetic tracks individually comprising a plurality of magnetic domains having domain walls| US8963343B1|2013-09-27|2015-02-24|Cypress Semiconductor Corporation|Ferroelectric memories with a stress buffer| KR20170025414A|2015-08-28|2017-03-08|삼성전자주식회사|Printed circuit board and semiconductor package including the same|
法律状态:
2004-12-28| CC| Certificate of correction| 2005-11-28| FPAY| Fee payment|Year of fee payment: 4 | 2009-11-18| FPAY| Fee payment|Year of fee payment: 8 | 2014-01-24| REMI| Maintenance fee reminder mailed| 2014-06-18| LAPS| Lapse for failure to pay maintenance fees| 2014-07-14| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 | 2014-08-05| FP| Expired due to failure to pay maintenance fee|Effective date: 20140618 |
优先权:
[返回顶部]
申请号 | 申请日 | 专利标题 US08/612,059|US6072236A|1996-03-07|1996-03-07|Micromachined chip scale package| US08/811,711|US6207548B1|1996-03-07|1997-03-05|Method for fabricating a micromachined chip scale package| US09/769,983|US6407451B2|1996-03-07|2001-01-25|Micromachined chip scale package|US09/769,983| US6407451B2|1996-03-07|2001-01-25|Micromachined chip scale package| 相关专利
Sulfonates, polymers, resist compositions and patterning process
Washing machine
Washing machine
Device for fixture finishing and tension adjusting of membrane
Structure for Equipping Band in a Plane Cathode Ray Tube
Process for preparation of 7 alpha-carboxyl 9, 11-epoxy steroids and intermediates useful therein an
国家/地区
|